open-bitline DRAM array using the 6 2 ( : feature size) memory cells and techniques for reducing the noise are described. The sources of differential noise coupled to the paired bitlines laid out in two arrays are the p-well, cell plate, and the group of nonselected wordlines. It was found, by simulation and by experiment with a 0.13-m 256-Mb test chip, that the level of noise is dramatically reduced by using a low-impedance array with careful layout featuring low-resistivity materials, tight bridging between pairs of adjacent arrays, and a small array, achieving a comparable level of noise to that seen in the twisted and folded-bitline array. On basis of these results, it turns out that the open-bitline array has a strong chance of revival in the multigigabit generation, as long as these noise reduction techniques are applied.
I. INTRODUCTION
I N THE development of the multigigabit DRAM [1] , [2] , reducing memory-cell size and thus chip size is a prime concern in terms of cost effectiveness and compatibility of packaging with the chips of the previous generation. The folded-bitline memory cell has been the sole type of cell for the last 20 years because of its noise-canceling capability [3] . With the help of a self-aligned contact process, this type of cell has reached its minimum size of ( : feature size) [4] . The greater difficulty of device miniaturization and the increasing cost of fabrication in the 0.1-m era lead, however, to a requirement for new memory cells which are smaller than . A trench-capacitor folded-bitline cell has recently been proposed [5] . However, it requires a vertical transistor along with an additional tight-pitch layer for its vertically folded bitline arrangement. Another candidate is the open-bitline cell, because of its small ( ) and simple structure. This will only be practical if its inherently large levels of noise [3] , [6] are reduced to an acceptable level. The resulting noise-reduction techniques would also provide the key to making the cross-point cell of the future with its ideal size, since the open-bitline array will be an indispensable part of the architecture for such cells. T. Takahashi, H. Fujisawa, M. Nakamura, and K. Kajigaya are with ELPIDA Memory, Inc., Kanagawa 229-1197, Japan.
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Publisher Item Identifier S 0018-9200(02)02566-0. This paper begins with a description of how noise is generated in the open-bitline array, using today's scaled memory-cell structure as our example. Then, noise-reduction techniques for the open-bitline array are proposed and the effectiveness of these techniques is evaluated by simulation. These techniques include reducing the array impedance, bridging between two adjacent arrays, and reducing the array's size. Next, noise simulation results are compared with experimental results for a 0.13-m 256-Mb test chip [7] , [8] . Finally, the noise in the open-bitline array is compared with that in the folded-bitline array.
II. GENERAL DESCRIPTION OF NOISE GENERATION AND REDUCTION

A. Noise-Generating Mechanisms
Open-bitline cells with stacked capacitors are shown in Fig. 1 . The cell size is at the wordline (WL) pitch of and the bitline (BL) pitch of . The cell plate (PL) on the storage node (SN) overlays the entire array, and the p-well (PW) and deep n-well (NW) on the p-substrate (SUB) are common to all memory cells of the array. The tilted active area allows a wider transfer gate and smaller BL contacts (BCT). The storage capacitance is 25 fF. The capacitances related to the BL are the BL-WL capacitance , BL-storage node (SN) capacitance , BL-p-well (PW) capacitance , and BL-BL capacitance . Table I measured with the test chip that will be described later. In the open-BL cell, a wider BL pitch and the shielding effect of denser storage-node contacts (SCT) than in the folded-BL cell discussed in a later section lead to a reduced . Fig. 2 shows an open-BL array where each pair of BLs is arranged in two adjacent arrays ( ) that are separated by sense amplifiers (SA). Four kinds of conductors work as noise sources in each array: the p-well, the plate, the group of nonselected wordlines, and adjacent BLs. The above capacitors that are related to the conductors generate noise against the cell-signal voltage on the pair of BLs whenever the voltages on the conductors are changed.
generates the well-known interbitline coupling noise [9] . The other capacitances generate noise due to the differential voltage swing on each of the pairs of BLs when the BL precharging scheme is applied ( : the highest BL voltage from the on-chip voltage downconverter). The generation of noise can be conceptually explained by a simplified array (Fig. 3) wordline. The value of is maximized when BLs in an array are driven with the same polarity. The maximum voltage is then recoupled to the target BL in the same array through . Since the two groups of BLs and reference bitlines (BLBs) are differentially driven, the maximum differential voltage is generated across the target pair of BLs. The acts as differential-mode noise when its polarity is opposite to the cell-signal polarity on the target BL. We hereafter call this pattern the worst-case data pattern for noise. When both polarities are the same, it is added to the signal.
This noise is generated after the precharging of BLs and when cell signals are sensed, causing precharge noise and sensing noise, respectively.
1) Precharge (PC)
Noise: This is the noise that remains when the cell signals are sensed, as a result of the incomplete decay of the noise generated by the BL precharging operation at the end of the previous cycle. When
BLs are precharged to at (i.e., at the end of the previous cycle) an accumulated voltage is coupled to the noise sources in each array (i.e., in array ) as shown in Fig. 4 . Although each pair of BLs is equalized to by the precharge signal (PC in Fig. 5) , is still decaying. After the PC is turned off at , it generates the following coupling voltage on the floating BL :
(1) where is the BL slope, and is the rise-and-fall time. Here, is reduced by a smaller time constant for the conductor and by a longer precharge time . Usually, the p-well has the largest (as in Table II) , and thus p-well noise is the major concern.
2) Sensing Noise: During the sensing operation, the pair of target BLs receive noise from PLs, nonselected WLs, and PWs. The maximum level of noise is given by (2) where is the BL slope, and is the rise-and-fall time in the sensing operation. Moreover, the maximum level of noise from the adjacent BLs is given by . The sensing noise is the sum of the above two types of noise, and is thus increased by increasing (i.e., shortening the sensing time) and decreased by reducing .
B. Concepts for Noise Reduction
One guiding principle for reducing the level of noise is to reduce the impedance (Fig. 3 ). This enables suppression of the noise peak and quicker recovery to the original voltage level because of the lower time constants of the conductors. Bridging of noise sources and with a low-impedance ( ) conductor provides a further reduction in the voltage difference, even though the respective voltages remain coupled to each noise source. The low-impedance array shown in Table II was thus proposed. Here, simple -supply and plate layouts are acceptable in the original array used with the folded BL because of its inherently low-noise features. A row of -supply contacts is placed at one end of the p-well surrounded by the SA's n-well and the deep n-well. Both plates are composed of TiN, and they are only connected, with Al wiring, at the ends of the arrays. In the proposed array, however, a row of -supply contacts is placed at each end of each p-well region with an area penalty of only 0.6%. Moreover, the impurity concentration of the p-well is increased to reduce the p-well's sheet resistance from 2 k to 500 . This increase is applied only to the middle part of the p-well to avoid detrimental effects on the memory-cell MOSTs and to keep the p-well-to-deep-n-well breakdown voltage constant. The plate layer itself provides the bridge over the SA region between the pair of adjacent plates without area penalty. The tungsten (W), which is used for BLs, is also utilized to reduce the sheet resistance from 20 to 2 by placing it on the TiN. The WLs sheet resistance is reduced from 10 to 2 by using a W and poly-Si dual layer [10] instead of the WSi and poly-Si dual layer of the original array. Circuit simulations are an indispensable way of evaluating the usefulness of the proposed array, because the various noise components are mixed at the time of sensing and their effect is closely related to the waveforms on the BLs. 
III. SIMULATION OF AN OPEN-BITLINE ARRAY IN TERMS OF NOISE
A. Simulation Conditions
Distributed overdriven sensing [7] , [8] for low-voltage highspeed operation and alternate placement of SAs [11] are assumed, as is shown in Fig. 5 . The word driver (WD) clamps each nonselected WL to by keeping the main wordline (MWL) level or a decode signal (FXB) on the hierarchical wordline at . The array's size is fixed to 512 WLs 1024 BLs and the BL capacitance is 110 fF, including the SA's capacitance. This BL length is the same as in the standard folded-BL array of gigabit generation [12] . The case for varied array size is shown later (Fig. 12) . The worst-case location of the target BL for the worst-case data pattern is the center of the array where the greatest amount of noise is generated by the nonselected WLs. This is because WLs are alternately clamped by WDs at the edge of the array. The sensing time of a "0" signal on the background BLs that cause sensing noise was measured from SA activation to 60% of (Fig. 6) , and was thus fixed at 3.3 ns. The case for varied is shown later [ Fig. 11(a) ]. Usually, nMOST and pMOST of the SA are driven simultaneously. The case where they are driven with different timing is shown later [ Fig. 11(b) ]. The level of precharge noise is calculated at 20 ns after precharge (PC) with a precharge time of 10 ns. This is shown in Fig. 7(a) . Sensing noise is calculated as the critical "1" (high) signal necessary for successful sensing, when the signal voltage is reduced by reducing the storage-node voltage of the selected cell. This is shown in Fig. 7(b) . Fig. 8(a) shows the waveforms of the voltages at the centers of the p-wells in Fig. 5(b) after PC has been turned on. In the proposed array, the voltage difference between the adjacent arrays has almost vanished after 10 ns (at 55 ns in the figure) because of the small of the p-well in (1), while the difference is still large in the original array at the same time. Thus, PC noise is reduced from 37 mV in the original array to 1 mV in the proposed array, as is shown in Fig. 9(a) . Fig. 8(b) , (c), and (d) show the waveforms of the voltages at the centers of the nonselected WLs , the plates , and the p-wells of Fig. 5(b) after the activation of SAN and SAP1. The difference in voltage between paired adjacent sources of noise are dramatically reduced in the proposed array. Thus, the level of sensing noise is dramatically reduced from 72 mV in the original array to 21 mV in the proposed array, as is seen in Fig. 9(b) .
B. Simulation Results
The noise is the sum of the contributions of the nonselected WLs, the plates, p-wells, and BLs. Each component is extracted by intentionally decreasing the corresponding resistance, as is shown in Fig. 9 . The level of PC noise diminishes when is reduced to 0 to exclude the PW component and leave the sum of the remaining components. This is 0 mV, as shown in Fig. 9(a) , which is due to the much lower values for WL and PL. The estimated PW component for the original array is thus 37 mV, while it is only 1 mV for the proposed array. For sensing noise , each of the four components can be extracted from (b) to (d) of Fig. 9 , which shows the respective resistive components being varied. The levels of sensing noise are 48 and 18 mV for the original and proposed array, respectively, when both and WD-output resistance are 0 . This is shown in Fig. 9(b) . These values are the sums of the other three components (i.e., the PL, PW, and BL components), as was described above. The levels of sensing noise at are 37 and 19 mV for the original and proposed arrays, respectively [ Fig. 9(c) ]. These are the respective sums of the WL, PW, and BL components. The levels of sensing noise at are 32 and 12 mV for the original and proposed array, respectively [ Fig. 9(d) ]. These are the respective sums of the WL, PL, and BL components. Note that the BL component is calculated by comparing the noise level for a "0" signal on adjacent BLs with that for a "1" signal, while keeping the same data pattern on the background BLs. This component is generated when the signal is generated, as well as at the time of sensing [9] , and its respective values for the original and proposed arrays are 9 and 7 mV. Thus, the respective estimated noise components for the original and proposed array are 6 and 3 mV for the WL component, 17 and 2 mV for the PL component, and 22 and 9 mV for the PW component, as shown in Table III . For the proposed array, the total level of noise (i.e., 21 mV) is in good agreement with the simple sum of the extracted components.
The 72-mV value for the original array, however, is markedly larger than the simple sum (i.e., 54 mV). This is because the components are large enough to enhance each other: A larger component worsens the still-small signal waveform on the target BL so that the start of amplification is delayed, allowing other components to be more strongly coupled with the target BL during the resulting longer period of sensing.
1) Design-Parameter Dependence: Design parameters also affect the levels of noise. We use our proposed array to demonstrate this below. Fig. 10 shows PC noise versus the precharge time . The level of noise increases rapidly as is shorted, as would be expected from (1). Fig. 11 shows sensing noise versus sensing time for noise generated by background BLs with all "1" signals and all "0" signals. Both types of noise increase with the speed of sensing because of the greater BL slope in (2) . The difference between the magnitudes of the noise in these two cases is because of the asymmetric amplification waveforms on the background BLs driven by the nMOSTs and pMOSTs in the SAs. SAN and SAP1 are the activation signals of the nMOST and pMOST, respectively. When SAN leads SAP1 by a certain time in Fig. 5(a) , the amount of noise generated by BLs with "1" signals increases while the noise generated by BLs with "0" signals decreases, as is shown in Fig. 11(b) . In this case, for a "1" signal is decreased because of the greater gate-source voltage of the nMOST in the early stage of sensing. Thus, a target BL with a "0" signal receives more noise, while a BL with a "1" signal receives less noise.
2) Array Size: The noise is also closely related to the physical array size. This is because a larger array means an increased impedance for the conductors in the array. A smaller array can thus be considered as, in a sense, a reduced impedance array. The level of noise versus the number of WLs that intersect a BL is summarized in Fig. 12 . Here, all conditions, except that of the BL's length, are kept the same as in the basic proposed array. The PL and PW components fall with , because a lower means a shorter in (2) . The BL-BL and WL components remain unchanged because of the BL and of the WL are not changed.
IV. EXPERIMENTS ON AN OPEN-BITLINE ARRAY
A 0.13-m 256-Mb test chip (Fig. 13) was designed on the basis of the results of simulation and fabricated [7] , [8] . The chip incorporates the proposed low-impedance array of Table II except that k . Special care was taken in measuring the noise in this chip. The PC noise is derived by the critical storage-node voltage for the successful sensing of a "1" signal on the target BL, with a "0" signal voltage on all background BLs. This is shown in Fig. 14(a) . Obviously, the above critical voltage, ("1"), is proportional to the level of noise from the background BLs. Here, the storage-node voltage of the target cell is gradually decreased, solely by decreasing the of the previous write cycle. Even so, noise from background BLs on the read cycle remains because the storage-node voltages of all background cells are all fixed to in the write cycle. To estimate the level of PC noise at ns with the sensing-noise component eliminated, the difference in ("1") between ns and ns was measured. The level of PC noise is diminished at ns, and the difference is proportional to the PC noise. The difference was converted to obtain the level of PC noise by using measured values of and . The sensing noise is estimated from the above values for ("1") and ("0") at ns, where the PC noise has been eliminated. Here, ("0") is the critical storage-node voltage for a successful sensing of a "0" signal on the target BL with a "1" signal voltage on all background BLs, as is shown in Fig. 14(b) . In the write cycle, to preserve the "1" signal on background BLs despite the decreasing "0" signal on the target BL, is written to the target cell and is written to all background cells, while the plate voltage is reduced to . Before the read cycle, however, both and are raised to the original levels at the read cycle, and , respectively. Thus, the storage-node voltage of the target cell is raised from a floating to , while the voltages of the background cells are raised from to . This condition implies that it is possible to decrease the "0" signal on the target BL by increasing while preserving the noise from background BLs.
Measured critical values of ("1") and ("0") may include offset voltages arising from the SA's offset, BL's precharge level caused by capacitive coupling of the equalizer MOSTs just after precharging, and the WL-BL coupling voltage when activating the WL. To compensate for such offsets, the difference between ("1") and ("0") is measured. This is proportional to the sum of the for the background BLs carrying "0" signals and the for the background BLs carrying "1" signals. The average level of noise can then be obtained by dividing this sum by two. The effect of the deviation of the and value is also compensated for by using the relationship between the number of bit failures and the . In Fig. 15(a) , the horizontal axes indicate and as calculated by measuring the average and . Ideally, all bits fail when the signal level becomes equal to the noise level. In practice, however, the critical has some distribution that is due to fluctuations in the and values. By examining the distribution of for many cells in the array, the levels of noise can be estimated from by using the measured average of and values. The difference between the levels of noise at the center and edges of the array is quite small, due to the alternate placement of clamps in the word drivers. The difference between the distributions of ("1") and ("0") was almost constant for numbers of failed bits in the range from 0.1 to 10%, and this difference can be regarded as the sum of values described above. Fig. 15(b) shows noise levels measured by means of the above testing methodology. It is obvious that a of 34 mV is in good agreement with the simulated of 38 mV obtained with the fabricated device parameters. Thus, the utility of the low-impedance open-BL array and of our simulation methodology have been confirmed by the test chip.
V. DISCUSSION
Since the method of simulation has been verified as useful, we now compare, on the basis of simulation, noise levels in the low-impedance open-BL array and the folded-BL array. In an folded-BL cell with stacked capacitors (Fig. 16) , there is a large imbalance between the two s (i.e., and ) due to the side effects of the advanced process technology:
is only 4% of (Table IV) , because the former is from the thick (200-nm) interlayer dielectric and the latter is from the thin (40-nm) WL side walls used in the selfaligning contact process around the oval-shaped BCT [12] . In addition, the lower BL pitch of and sparse storage-node contacts increase the value of . In the folded-BL array, noise from nonselected WLs caused by the imbalance of and BL-BL noise due to are major noise components, since the PL and PW noise components are negligible due to the well-known cancellation effect. The former, however, is decreased by the twisted BL that was originally introduced for the BL-BL noise reduction [13] , as shown in Fig. 17 . For example, the noise on a target BL pair in the nontwisted-BL array is halved in the twisted array since the voltages on and are canceled out.
Noise in the folded-BL array was simulated by using the BL-related capacitances in Table IV and the device parameters  for the proposed array given in Table II, except for and s. The large of 28 fF is acceptable due to the larger cell size, and s for the p-well and WL are 60 and 10 k , respectively, due to the larger array in the WL direction.
is smaller (i.e., 85 fF) because the number of memory cells on a BL is halved (256 cells) due to the shared-SA capability. This is shown in Fig. 18 . Fig. 19(a) shows voltage waveforms on the nonselected WLs after activation of the twisted-BL array's SAs. The voltage difference between and is decreased despite the large voltage difference between and , as expected. As a result, the twisted-BL array reduces the total sensing noise including the nonselected WL and BL-BL components, from 59 to 23 mV. This is shown in Fig. 19(b) . Hence, the nonselected WL component is estimated to be 9 mV from the dependence, in the same manner as before. Intrabitline noise remains as high as 14 mV. This is derived from the noise level at , and is due to the larger value. Fig. 20 gives comparative figures for the total noise level as simulated for the open-BL array and folded-BL array. The low-impedance open-BL array reduces the noise level from the 109 mV of the original array to 22 mV. The twisted and folded-BL array reduces the noise level from the 59 mV of the nontwisted BL to 23 mV. Consequently, the noise level of the open-BL array is comparable to that of the folded-BL array.
VI. CONCLUSION
The noise-generating mechanisms that are inherent in the open-BL DRAM array using memory cells and noise reduction techniques have been described. The sources of the differential noise that is coupled to the paired BLs laid out in two arrays are the p-well, cell plate, and the group of nonselected wordlines. A low-impedance open-BL array has thus been proposed. Its features are low-resistivity materials, tight bridging between the two adjacent arrays, and small arrays. Although these techniques increase process costs due to adding new materials, the increase will become small when process technology has matured. Simulation demonstrated that the proposed array structure was capable of dramatically lowering the level of noise for a 0.13-m 512-kb subarray, from the 109 mV for the conventional array structure to 22 mV. This is comparable with the 23-mV noise level for the twisted and folded-BL array. The results of simulation were verified by experiments with a 0.13-m 256-Mb test chip with cells. These noise reduction techniques for the open-BL cell array will be important in realizing cost-effective chip sizes for the multigigabit generation, and will be indispensable in achieving the ideal cross-point memory cell of the future.
